


Bitland Confidential


M/B Schematics Document


Intel Braswell-M Platform

V1.2

2015-04-15

		Bitland Information Technology Co.,Ltd.	
Page Name Cover Page			
Size A3	Project Name Braswell-M		Rev 1.0
Date: Tuesday, June 09, 2015 Sheet 1 of 52			
<small>PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland</small>			







Power States

Power Rail	On S0	On S3	On S4/S5	On G3
VRTC	ON	ON	ON	ON
VCore1/0	ON	OFF	OFF	OFF
VGG	ON	OFF	OFF	OFF
VDDQ_VTT	ON	OFF	OFF	OFF
+V1. 8S	ON	OFF	OFF	OFF
+V3. 3S	ON	OFF	OFF	OFF
+V5S	ON	OFF	OFF	OFF
+V1. 15S	ON	OFF	OFF	OFF
VDDQ_VR	ON	ON	OFF	OFF
+V3. 3A_PRIME	ON	ON	ON	OFF
+V1. 8A	ON	ON	ON	OFF
+V1. 24A	ON	ON	ON	OFF
+V1. 05A	ON	ON	ON	OFF
+V3. 3A	ON	ON	ON	OFF
+V5A	ON	ON	ON	OFF





SMBus block diagram




Clock block diagram


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1




Bitland Information Technology Co.,Ltd.

Page Name		Cover Page	
Size B	Project Name Braswall-M	Rev 1.0	
Date:	Tuesday, June 09, 2015	Sheet	6 of 52
PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland			









SATA GP[0] is multiplexed with ISB GPIO12.
SATA GP[1] is multiplexed with SPI3 CS[0].
SATA GP[2] is multiplexed with SATA_DEVSLP[0].
SATA GP[3] is multiplexed with SATA_DEVSLP[1].
NMI1_RESET_9, SPI1_CS[4] from B250.52.






CS need 100 KΩ PU to +V1P8A_SPI From checklist 0.92 , 3.3K PU from CRB 0.9 D2, D3 PU 20K from CRB0.9
















Memory_ID1	Memory_ID2	Memory_ID3	Memory_ID4	SDRAM Configuration
0(R294)	0(R296)	0(R298)	0(R301)	Hynix H5TC4G63AFR-PBA
0(R294)	0(R296)	0(R298)	1(R302)	Hynix H5TC8G63AMR-PBA
0(R294)	0(R296)	1(R300)	0(R301)	Micron MT41K256M16HA-125:B
0(R294)	0(R296)	1(R300)	1(R302)	Micron MT41K512M16TNA-125:B
0(R294)	1(R297)	0(R298)	0(R301)	Elpida EDJ4216EFBG-GN-F
0(R294)	1(R297)	0(R298)	1(R302)	Elpida EDJ416E6MB-GN-F
0(R294)	1(R297)	1(R300)	0(R301)	Samsung K4B4G164Q-HYK0
0(R294)	1(R297)	1(R300)	1(R302)	Samsung K4B6G164Q-MYK0
1(R295)	0(R296)	0(R298)	0(R301)	Hynix H5TC2G63FFR-PBA
1(R295)	0(R296)	0(R298)	1(R302)	Micron MT41K128M16JT-125K
1(R295)	0(R296)	1(R300)	0(R301)	Samsung K4B2G164Q-BYK0

Memory_ID0	Channel Configuration
1(R293)	Single
0(R288)	Double



Reserved 3.3K vendor suggestion1210






SVID_DATA 2 Load Design Ru=301ohm,Rss=0~20ohm, Rs=0ohm from DG1.0


当VCC0和VCC1合并后，Sense应该如何处理



2 Load Design SVID_VCLK Ru=200ohm, Rs=200ohm, from DG1.0

SVID_ALERT_N 2 Load Design Ru=200ohm, Rs=0~49.9ohm from DG1.0

www.vinafix.vn








Security Flash Descriptors
0 = Override
1 = Normal Operation

change to PU follow intel feedback 1024

Signal	Function	Strap Description	reality PU/PD
GPIO_SUS[0]	DDIO Detect	0 = DDIO not detected 1 = DDIO detected	1
GPIO_SUS[1]	DDI1 Detect	0 = DDI1 not detected 1 = DDI1 detected	1
GPIO_SUS[2]	Top Swap (A16) override	0 = Change Boot Loader address 1 = Normal Operation	1
GPIO_SUS[3]	MIPI-DSI Display Detect	0 = DSI Port not detected 1 = DSI Port detected Note:DSI is not POR for BSW. This strap will not enable DSI on BSW. Leave the pin floating if GPIO functionality is not	NULL
GPIO_SUS[4]	Boot BIOS Strap (BBS)	0 = No SPI (Default) 1 = SPI	1
GPIO_SUS[5]	Flash Descriptor Security Override	0 = Not supported 1 = Normal Operation	1
GPIO_SUS[6]	Halt Boot Strap	1= Normal Operation Note:This strap MUSTbe High at RSMRST_N de-assert to ensure proper platform operation and use of GPIO_DFX[8:0]	1
GPIO_SUS[8]	PLLs, ICLK, USB2, DDI SFR Supply Select	0 = Supply is 1.25V 1 = Supply is 1.35V	0
GPIO_SUS[9]	ICLK, USB2, DDI SFR Bypass	0 = No bypass 1 = Bypass with 1.05V	1
GPIO_CAMERASB08	ICLK Ital OSC Bypass	0 = No Bypass (Default) 1 = Bypass	0
GPIO_CAMERASB09	CCU SUS RO Bypass	0 = No Bypass (Default) 1 = Bypass	0
GPIO_CAMERASB11	RTC OSC Bypass	0 = No Bypass (Default) 1 = Bypass	0

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1



Bitland Information Technology Co.,Ltd.

Page Name




Cover Page

Size A	Project Name Braswall-M	Rev 1.0
-----------	----------------------------	------------



Date: Tuesday, June 09, 2015

Sheet 17 of 52






PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland





```
change filter cap to 0.1uF
divider res change to 4.7K F
add 0.01uF 0.01uF
```




1










Add CHK2 CHK5 R23 R19 R31 R29 FOR EMC 0415








Backlight control






```
delete colay 0ohm 0605V1.3 wls
```







11 USB_P2 <-> USB_P2
11 USB_N2 <-> USB_N2

20.30 CHG_SW >>>

20 USB_STAT_L <-> USB_STAT_L IC to EC



20 USB_CTL3 >>> USB_CTL3 INPUT3

20 USB_CTL2 >>> USB_CTL2 INPUT2

20 USB_CTL1 >>> USB_CTL1 INPUT1

20 USB_SEL >>> USB_SEL ILIM_SEL

20 USBCHA_EN_EC >>> USBCHA_EN_EC




Enable	R1
Disable	R2


TPS2546 Control Mode (For Adapter)

Input Logic Level				Control Mode	
INPUT1	INPUT2	INPUT3	ILIM_SEL	System Status	Charging Mode
0	1	1	0	S3/S4/S5	DCP(Dedicated Charging Port)
1	1	1	0		SDP(Standard Downstream Port)
1	1	1	1	S0	CDP(Charging Downstream Port)


Note:DCP mode support iPhone 1A, Ipad 2.1A



+ECVCC 12,20,21,33,36,37
+5VALW_LDO 37
+VSA 29,34,37,44





	Enable Charging		Disable Charging	
	S3	S4	S3	S4
USB_STAT(0011)	H	H/L	H	L
CHG_SW	H	H/L	H	L
CHG_EN	H	H	H	L




手动有换封装, 需注意wls0613

USB2.0 port







BM连接BH PIN顺序TBD





J1 Pin Assignments and Definitions


Pin Number	Pin Name	Description
1	VDD	Power Supply Voltage
2	PS2_CLK	PS/2 Clock
3	PS2_DATA	PS/2 Data
4	GND	Ground
5	SMBCLK	SMBus + Clock
6	SMBDAT	SMBus + Data














BITC		Bitland Information Technology Co., Ltd	
Page Name		Cover Page	
Size A1	Project Name Brownsell-M	Rev 1.0	
Date Tuesday, June 09, 2015	Sheet 06	of 52	

PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co., Ltd and shall not be reproduced or transferred to other documents or disclosed to others without or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland






Power On/Off Sequence Specification(Adapter Mode) G3-S5-S4-S3-S0



条纹填充区域表示在这段时间任意一个时间点达到要求电平都OK

Power On/Off Sequence Specification(Battery Mode) G3-S5-S4-S3-S0



条纹填充区域表示在这段时间任意一个时间点达到要求电平都OK

Change History

Version	Notes	Date
V1.0	Initial release	2014.10.11
V1.1	SIV	
V1.2	SIT	
V1.3	SVT	



Bitland Information Technology Co.,Ltd.

Page Name

Cover Page

Size
A

Project Name

Braswall-M

Rev
1.0

Date: Tuesday, June 09, 2015

Sheet 52 of 52

PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland